May 1999

National Semiconductor

LM6162 High Speed Operational Amplifier

General Description

The LM6162 family of high-speed amplifiers exhibits an excellent speed-power product, delivering 300 V/ μ s and 100 MHz gain-bandwidth product (stable for gains as low as +2 or -1) with only 5 mA of supply current. Further power savings and application convenience are possible by taking advantage of the wide dynamic range in operating supply voltage which extends all the way down to +5V.

These amplifiers are built with National's VIP[™] (Vertically Integrated PNP) process which provides fast transistors that are true complements to the already fast NPN devices. This advanced junction-isolated process delivers high speed performance without the need for complex and expensive dielectric isolation.

Features

High slew rate: 300 V/µs

Connection Diagrams 10-Pin Ceramic Flatpak NC 🗖 I NC V_{OS} ADJUST **□** ⊐ V_{os} adjust 8 INV INPUT LM6162W ٦v+ NON-INV INPUT ⊐ v_{output} V- E DS011061-15 Vos **Top View** Adjust DS011061-2 See NS Package Number W10A See NS Package Number N08E or J08A Temperature Range NSC Package Drawing Military Industrial Commercial $-55^{\circ}C \le T_A \le +125^{\circ}C$ $\textbf{-25^{\circ}C} \leq \textbf{T}_{\textbf{A}} \leq \textbf{+85^{\circ}C}$ $0^{\circ}C \leq T_{A} \leq +70^{\circ}C$ 8-Pin Molded DIP LM6162N N08E LM6162J/883 8-Pin Ceramic DIP J08A 5962-9216501PA LM6162WG/883 10-Lead Ceramic SOIC WG10A 5962-9216501XA

VIP™ is a trademark of National Semiconductor Corporation.

© 1999 National Semiconductor Corporation DS011061

- High gain-bandwidth product: 100 MHz
- Low supply current: 5 mA
- Fast settling time: 120 ns to 0.1%
- Low differential gain: <0.1%
- Low differential phase: <0.1°
- Wide supply range: 4.75V to 32V
- Stable with unlimited capacitive load
- Well behaved; easy to apply

Applications

Video amplifier

- Wide-bandwidth signal conditioning for image processing (FAX, scanners, laser printers)
- Hard disk drive preamplifier
- Error amplifier for high-speed switching regulator



Connection Diagrams (Continued)

Temperature Range			Package	NSC
Military –55°C ≤ T _A ≤ +125°C	Industrial −25°C ≤ T _A ≤ +85°C	Commercial 0°C ≤ T _A ≤ +70°C		Drawing
LM6162W/883			10-Pin Ceramic Flatpak	W10A
5962-9216501HA				

Absolute Maximum Ratings (Note 1)

Supply Voltage (V+-V-)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Operating Ratings

Temperature Range (Note 6)	
LM6162	$-55^{\circ}C \le T_{J} \le +125^{\circ}C$
Supply Voltage Range	4.75V to 32V

Differential Input Voltage (Note 2)	±8V
Common-Mode Input Voltage	(V+-0.7V) to
(Note 3)	(V ⁻ + 0.7V)
Output Short Circuit to GND	
(Note 4)	Continuous
Soldering Information	
Dual-In-Line Package (N)	
Soldering (10 seconds)	260°C
Small Outline Package (M)	
Vapor Phase (60 seconds)	215°C
Infrared (15 seconds)	220°C

DC Electrical Characteristics

These limits apply for supply voltage = $\pm 15V$, $V_{CM} = 0V$, and $R_L \ge 100 \text{ k}\Omega$, unless otherwise specified. Limits in standard typeface are for $T_A = T_J = 25^{\circ}C$; limits in **boldface type** apply over the **Operating Temperature Range**.

36V

Symbol	Parameter	Conditions	Typical (Note 7)	LM6162 Limit (Note 8)	Unit
V _{os}	Input Offset Voltage		±3	±5	mV
				±8	max
ΔV_{OS}	Input Offset Voltage		7		μV/°
∆Temp	Average Drift				
bias	Input Bias Current		2.2	3	μA
				6	max
os	Input Offset Current		±150	±350	nA
				±800	max
Δl _{OS}	Input Offset Current		0.3		nA/°
ΔTemp	Average Drift				
R _{IN}	Input Resistance	Differential	180		kΩ
C _{IN}	Input Capacitance		2.0		pF
A _{VOL}	Large Signal	$V_{OUT} = \pm 10V, R_L = 2 k\Omega$	1400	1000	VA
	Voltage Gain	(Note 9)		500	mir
		$R_{L} = 10 \text{ k}\Omega$	6500		V/V
V _{CM}	Input Common-Mode	Supply = $\pm 15V$	+14.0	+13.9	V
	Voltage Range			+13.8	mir
			-13.2	-12.9	V
				-12.7	ma
		Supply = +5V	4.0	3.9	V
		(Note 10)		3.8	mir
			1.6	1.8	V
				2.0	ma
CMRR	Common-Mode	$-10V \le V_{CM} \le +10V$	100	83	dB
	Rejection Ratio			79	mir
PSRR	Power Supply	$\pm 10V \le V_S \le \pm 16V$	93	83	dB
	Rejection Ratio			79	mir

DC Electrical Characteristics (Continued)

•

These limits apply for supply voltage = $\pm 15V$, $V_{CM} = 0V$, and $R_L \ge 100 \text{ k}\Omega$, unless otherwise specified. Limits in standard typeface are for $T_A = T_J = 25^{\circ}C$; limits in **boldface type** apply over the **Operating Temperature Range**.

Symbol	Parameter	Conditions	Typical (Note 7)	LM6162 Limit (Note 8)	Units
Vo	Output Voltage	Supply = $\pm 15V$, R ₁ = 2 k Ω	+14.2	+13.5	V
0	Swing			+13.3	min
			-13.4	-13.0	V
				-12.7	max
Vo	Output Voltage Swing	Supply = +5V and	4.2	3.5	V
		$R_L = 2 k\Omega$ (Note 10)		3.3	min
			1.3	1.7	V
				2.0	max
losc	Output Short	Sourcing	65	30	mA
	Circuit Current			20	min
		Sinking	65	30	mA
				20	min
Is	Supply Current		5.0	6.5	mA
				6.8	max

AC Electrical Characteristics

These limits apply for supply voltage = ±15V, V_{CM} = 0V, $R_L \ge 100 \text{ k}\Omega$, and $C_L \le 5 \text{ pF}$, unless otherwise specified. Limits in standard typeface are for $T_A = T_J = 25^{\circ}\text{C}$; limits in **boldface type** apply over the **Operating Temperature Range**.

Symbol	Parameter	Conditions	Typical (Note 7)	LM6162 Limit (Note 8)	Units
GBW	Gain-Bandwidth Product	f = 20 MHz	100	80	MHz
				55	min
		Supply = $\pm 5V$	70		MHz
SR Slew Rate	Slew Rate	A _V = +2 (Note 11)	300	200	V/µs
				180	min
		Supply = $\pm 5V$	200		V/µs
PBW	Power Bandwidth	V _{OUT} = 20 V _{PP}	4.5		MHz
t _s	Settling Time	10V step, to 0.1% $A_{V} = -1$, $R_{I} = 2 k\Omega$	100		ns
φ _m Phase Margin	Phase Margin	$A_V = +2$	45		deg
	Differential Gain	NTSC, $A_V = +2$	<0.1		%
	Differential Phase	NTSC, $A_V = +2$	<0.1		deg
e _n	Input Noise Voltage	f = 10 kHz	10		nV/√Hz
i _n	Input Noise Current	f = 10 kHz	1.2		pA/√Hz

Note 1: Absolute maximum ratings indicate limits beyond which damage to the component may occur. Electrical specifications do not apply when operating the device beyond its rated operating conditions.

Note 2: The ESD protection circuitry between the inputs will begin to conduct when the differential input voltage reaches 8V.

Note 3: a) In addition, the voltage between the V^+ pin and either input pin must not exceed 36V.

b) When the voltage applied to an input pin is driven more than 3V below the negative supply pin voltage, a substrate diode begins to conduct. Current through this pin must then be kept less than 20 mA to limit damage from self-heating.

Note 4: Although the output current is internally limited, continuous short-circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of 150°C.

Note 5: This value is the average voltage that the weakest pin combinations can withstand and still conform to the datasheet limits. The test circuit used consists of the human body model, 100 pF in series with 1500Ω.

Note 6: The typical thermal resistance, junction-to-ambient, of the molded plastic DIP (N package) is 105°C/W. For the molded plastic SO (M package), use 155°C/W. All numbers apply for packages soldered directly into a printed circuit board.

Note 7: Typical values are for $T_J = 25^{\circ}C$, and represent the most likely parametric norm.

Note 8: Limits are guaranteed, by testing or correlation.

AC Electrical Characteristics (Continued)


Note 9: Voltage Gain is the total output swing (20V) divided by the magnitude of the input signal required to produce that swing.

Note 10: For single-supply operation, the following conditions apply: $V^+ = 5V$, $V^- = 0V$, $V_{CM} = 2.5V$, $V_{OUT} = 2.5V$. Pin 1 and Pin 8 (V_{OS} Adjust pins) are each connected to pin 4 (V^-) to realize maximum output swing. This connection will increase the offset voltage.


Note 11: V_{IN} = 10V step. For ±5V supplies, V_{IN} = 1V step.

Note 12: A military RETS electrical test specification is available on request.


Typical Performance Characteristics $R_L = 10 \text{ k}\Omega$, $T_A = 25^{\circ}C$ unless otherwise noted




Gain-Bandwidth Product vs Supply Voltage




Slew Rate vs Supply Voltage







Gain-Bandwidth Product vs Load Capacitance












Propagation Delay, Rise and Fall Times




Overshoot vs Load Capacitance






6



7

Simplified Schematic



Application Tips

The LM6162 has been decompensated for a wider gain-bandwidth product than the LM6361. However, the LM6162 still offers stability at gains of 2 (and -1) or greater over the specified ranges of temperature, power supply voltage, and load. Since this decompensation involved reducing the emitter-degeneration resistors in the op amp's input stage, the DC precision has been increased in the form of lower offset voltage and higher open-loop gain.


Other op amps in this family include the LM6361, LM6364, and LM6365. If unity-gain stability is required, the LM6361 should be used. The LM6364 has been decompensated for operation at gains of 5 or more, with corresponding greater gain-bandwidth product (125 MHz, typical) and DC precision. The fully-uncompensated LM6365 offers gain-bandwidth product of 725 MHz, typical, and is stable for gains of 25 or more. All parts in this family, regardless of compensation, have the same high slew rate of 300 V/µs (typ).


The LM6162 is unusually tolerant of capacitive loads. Most op amps tend to oscillate when their load capacitance is greater than about 200 pF (in low-gain circuits). However, load capacitance on the LM6162 effectively increases its compensation capacitance, thus slowing the op amp's response and reducing its bandwidth. The compensation is not ideal, though, and ringing may occur in low-gain circuits with large capacitive loads.

Power supply bypassing is not as critical for LM6162 as it is for other op amps in its speed class. However, bypassing will improve the stability and transient response of the LM6162, and is recommended for every design. 0.01 μ F to 0.1 μ F ceramic capacitors should be used (from each supply "rail" to ground); if the device is far away from its power supply source, an additional 2.2 μ F to 10 μ F of tantalum may be required for extra noise reduction.


Keep all leads short to reduce stray capacitance and lead inductance, and make sure ground paths are low-impedance, especially where heavier currents will be flowing. Stray capacitance in the circuit layout can cause signal coupling from one pin, input or lead to another, and can cause circuit gain to unintentionally vary with frequency.

Breadboarded circuits will work best if they are built using generic PC boards with a good ground plane. If the op amps are used with sockets, as opposed to being soldered into the circuit, the additional input capacitance may degrade circuit frequency response. At low gains (+2 or -1), a feedback capacitor C_f from output to inverting input will compensate for the phase lag caused by capacitance at the inverting input. Typically, values from 2 pF to 5 pF work well; however, best results can be obtained by observing the amplifier pulse response and optimizing C_f for the particular layout.





10



National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.